Document

🔖 Bookmarks ⬆ Upgrade 🧩 More Apps | 🔗 Share ✉ Send Feedback ⭐ Rate App

← ✕

←

Digital Logic Circuits

Practical project ideas and implementations for hands-on learning

Analysis Procedure of Asynchronous Sequential Circuits

Basic Memory Cell of a PROM: Erasable PROM

Classification of memories

CPLDs and FPGAs

Equivalent States and Reduction of State Table

Features in common with PALs and FPGAs

Fixed Logic Versus Programmable Logic

Mask programmed ROM

Programmable Array Logic

Programmable ROM

Random Access Memory

ROM Organization

The PLD Advantage

The PLD Market

VLSI Programmable Logic Devices

Combinational Logic Design

Decoders and Encoders

Demultiplexers

Full Subtractor

Half Subtractor

Karnaugh Map Method

Logic Implementation and circuit diagram of Half and Full Adder

Magnitude Comparator

Minimization Technique

Multiplexers

Multipliers

Boolean Arithmetic

Canonical Form of Boolean Expressions

Demorgan's Theorem

DTL Basic Gates

Emitter coupled logic (ECL)

Error Detection and Correction

Min Terms and Max Terms

Register Transfer Level (RTL)

Theorems of Boolean algebra

TTL

Analysis and Design of Sequential Circuits

Analysis and Synthesis of Synchronous Sequential Circuit

Counters and Counters Types

D Flip Flop

Design of synchronous sequential circuit

JK Flip Flop

RS Flip Flop

Synchronous and Asynchronous Operation

Types of shift register

Clocked sequential system

Code Generation Examples

Combinational logic

Design using HDL

Hardware Description Language (HDL)

Sequential logic

VHDL for Serial Comparator

VHDL Operators